DV - Staff (+) Verification Engineer - AMS modeling
Eliyan · Vancouver
OtherEngineeringOn-siteFull-time
Eliyan is hiring a DV - Staff (+) Verification Engineer - AMS modeling in Vancouver, British Columbia (on-site, full-time). Posted 20 May 2026. Apply directly on Eliyan's own careers site — no account needed.
Join the leading chiplet startup! As an Eliyan Verification Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow's chiplet-based systems with best-in-class power, area, manufacturability, and design flexibility. In this role you will lead the verification of Serdes. You will be developing state-of-the-art AMS systemVerilog models (RNM) for best-in-class PHYs. You will own verification of AMS SystemVerilog models. This is a hands-on technical role. You'll work with analog team, look at schematics and write the RNM models. We offer a fun work environment with excellent benefits. We offer a fun work environment with excellent benefits. ONSITE M-F.
Key Responsibilities:
- Develop and execute RNM AMS model for best in class PHYs.
- Make sure the quality of models reflects schemetics.
- Write and debug SystemVerilog/UVM compliant test cases
- Collaborate with design team to ensure design quality
- Expertise to understand analog blocks.
Required Qualifications:
- 5+yrs relevant experience
- BS in EE or related field.
- Deep analog design expertise
- Knowledge of SystemVerilog, test environment and assertion coding
- Experience in verifying mixed signal IPs
Preferred Qualifications:
- Experience with Formal verification with Jasper Gold or vc-formal
- Python/Perl/Tcl scripting for design verification
Listings are read directly from each employer's careers system (Greenhouse, Lever, Ashby, SmartRecruiters and Workday) and refreshed daily. hire.run never copies other job boards, and Apply always goes to the employer's own site.